

PATENT
EMC-97-060

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

O I P E JC184
MAR 19 2002
PATENT & TRADEMARK OFFICE

APPLICANT:	Reema Gupta, Yao Wang, and Alesia Tringale	GROUP ART UNIT:	2154
U.S.S.N.:	09/213,613	EXAMINER:	Andrew Caldwell
FILING DATE:	December 18, 1998	CONFIRMATION NO.	6656
TITLE:	MESSAGING MECHANISM FOR INTER PROCESSOR COMMUNICATION		

Attn.: *Official Draftsperson*
Assistant Commissioner for Patents
Washington, DC 20231

LETTER TO OFFICIAL DRAFTSPERSON

Sir:

RECEIVED

MAR 25 2002

Technology Center 2100

Subject to the approval of the Primary Examiner in this case, enclosed for filing are thirty-eight (38) sheets of Formal Drawings, Figures 1-33, labeled, for the above-referenced patent application. Also enclosed is a copy of PTO Form 948, "Notice of Draftsperson's Patent Drawing Review."

Please charge any fees occasioned by this submission to Deposit Account 05-0889.

Respectfully submitted,

Krishnendu Gupta

Krishnendu Gupta (Reg. No. 37,977)
Attorney for Applicant
EMC Corporation
35 Parkwood Drive
Hopkinton, MA 01748-9103
508.435.1000, ext. 76654
508.293.7189 Facsimile

1/38

COPY OF PAPERS
ORIGINALLY FILED




FIG. 1
(PRIOR ART)

Applicants: Reema Gupta, Yao Wang, and Alesia Tringale
U.S.S.N.: 09/213,613 / Confirm. No. 6656
Title: *Messaging Mechanism for Inter Processor Communication*
Filing Date: December 18, 1998 / Docket No.: EMC-97-060
Attorney: Krishnendu Gupta, Esq. (Reg. No. 37,977)

2/38

ESCON FRONT END
(PRIOR ART)





FIG. 2

3138

FIG. 3
(*PART I*)



CONTINUE TO FIG. 3 (PART I)




FIG. 3

(PART II)




FIG. 4A

6 / 38




FIG. 4B

7/38

0	7	8	15
0	Data Adr		DSLT
1	Data Len		
2	Fstatus	SCRC	
3	Dest Link Addr	0000	Dest Log Addr
4	Src Link Addr	0000	Src Log Addr
5	Link Control	IFI	
6	Device Adr 0	Device Adr 1	
7	DHF	XX	

Device Frame

Header Structure.

FIG. 4C

0	7	8	15
0	Data Adr		DSLT
1	Data Len		
2	Fstatus	XX	
3	Dest Link Addr	0000	Dest Log Addr
4	Src Link Addr	0000	Src Log Addr
5	Link Control	XX	


Link Frame Header

Structure.


FIG. 4D

8/38

FIG. 5A




9 / 38



Store Allocation Map.


FIG. 5B

10/38



Link Frame Header
Structure.

FIG. 5C




Device Frame
Header Structure

FIG. 5D

11/38

FIG. 6

-38



12/38






FIG. 7

13 / 38


FIG. 8



14/38



15/38



16/38

Lower Arbiter




FIG. 11

17/38

Lower Control




FIG. 12

18/38

Lower Completer




FIG. 13

19 / 38

Upper Arbiter




FIG. 14

20 / 38

Upper Control




FIG. 15

21/38

UPPER COMPLETER




FIG. 16

22 / 38




FIG. 17

23 / 38

Table I

Mnemonic	Size	Description																
Data Addr	16b	FrameStore Location of data (DIB) portion of frame. If Data Addr=0x0000, DIB is in G-FIFO.																
DSL.T	3b	DSL.T is actually the 3 low-order bits of Data Addr. If DSL.T=0x0, the DIB is in G-FIFO. If DSL.T=0x1 thru 0x7, the DIB is in the corresponding FrameStore slot.																
Data Len	11b	Length of data (DIB) portion of frame. Does not include frame header or Escon CRC.																
Fstatus	8b	<table border="1"> <tr> <td>0</td><td>3</td><td>4</td><td>5</td><td>6</td><td>7</td><td></td><td></td></tr> <tr> <td>ERROR</td><td>Full</td><td>0</td><td>EOF</td><td>SOF</td><td></td><td></td><td></td></tr> </table>	0	3	4	5	6	7			ERROR	Full	0	EOF	SOF			
0	3	4	5	6	7													
ERROR	Full	0	EOF	SOF														
ERROR:		<p>0000 = No Error 0001 = CRC Error 0010 = Control character received in frame 0011 = Invalid character received in frame 0100 = Maximum size of frame exceeded 0101 = Frame reception ended by 2 IDLE characters 0110 = Frame reception ended by ABORT delimiter 0111 = Frame reception ended by Invalid EOF delimiter</p> <p><i>The following errors cause Frame Reception to stop</i></p> <p>1000 = Frame reception ended by LOS detection 1001 = Frame reception ended by Sequence detection 1010 = Frame reception by SOF delimiter 1100 = Frame reception ended by G-FIFO overflow</p> <p>Full: 1=This frame caused the FrameStore header section to become Full. EOF: 0=PEOF detected; 1=DEOF detected SOF: 0=PSOF detected; 1=CSOF detected</p> <p>CRC covering DIB of received frame. Only valid for Device-frames independent of Whether the DIB goes to FrameStore or G-FIFO.</p>																
SCRC	8b																	

FIG. 18

Table II

8100 0320 [WO] : ESCON Receiver Control Register

	0	4	8	12	16	20	24	28
CMC	RSVD	RSVD	FSx	CBER	RSVD	RSVD	RSVD	RSVD
FSt	RSVD	RSVD	FSx	CBER	RSVD	RSVD	RSVD	RSVD
	W	W	W	W	W	W	W	W

Mnemonic	Size	Description	Notes
CMC	1b	I=Clear Machine Check conditions	
FSt	1b	I=Enable Frame Reception (Clear STOPPED) Interrupt and conditions)	
CBER	1b	I=Clear BER Condition	
EnG	1b	I=Enable loading G bit	
G	1b	I=Put next incoming frame into G-FIFO 0=Put next incoming frame into FrameStore	
EnBx	1b	I=Enable loading BINDEX	
BINDEX	5b	Boundary Index (written only when EnBx = 1)	

FIG. 19

24/38

8100 0320 [R0] : ESCON Receiver Status Register

Table III

0	4	8	12	16	20	24	28
DPE	SCI	FRI	STP	GF	FOVF	GOVF	ABN
0	0	0	0	0	0	0	FULL
R	R	R	R	R	R	R	G

Mnemonic	Size	Description	Notes
DPE	1b	1=CPU Data Parity Error on Write (Cleared when RcvCtl/CMC is asserted)	UGLY
SQI	1b	1=Sequence interrupt status (Cleared immediately after RcvStat register is read)	GOOD
FRI	1b	1=Frame interrupt status (Cleared immediately after RcvStat register is read)	GOOD
STP	1b	1=Stopped interrupt status	BAD
GF	1b	1=Receiver G-FIFO Full. This bit is "live" status of the 'Full' flag.	BAD
FOVF	1b	1=Overflow condition detected on FrameStore (causes STP to assert)	BAD
GOVF	1b	1=Overflow condition detected on G-FIFO (causes STP to assert)	BAD
ABN	1b	1=Abnormal condition detected (causes STP to assert)	BAD
FULL	1b	1=FrameStore full. No more frames allowed in FrameStore or G-FIFO because header section of FrameStore is full as defined by BNDX (Cleared on writing RcvCtl/BNDX)	
G	1b	G-bit status	BAD
BSY	1b	1=Receiver Framestore Busy Error	GOOD
FRM	1b	1=Frame was received	GOOD
SEQ	5b	Sequence being received on the link: 1xxxx : Rsvd_Seq x1xxx : IDLE 00100 : NOS 00101 : UD 00110 : UDR 00111 : OFL	(Cleared immediately after RcvStat register is read)
LOS	1b	1=LossOfSync (LOS) Detected	
WTNDX	5b	Slot number for NEXT received frame	
BNDX	5b	Current Boundary Slot number	

25 / 38

FIG. 20

26 / 38

Table IV

8100 03244 [RW] : ESCON Receiver Mask-Miscellaneous Register

	0	4	8	12	16	20	24	28
SpEn	0	0	0	0	0	0	0	0
LoSEN	Rw							
RsqEn	0	0	0	0	0	0	0	0
IdleEn	Rw							
VsqEn	0	0	0	0	0	0	0	0
FrmEn	Rw							
HLB	1b							

Mnemonic	Size	Description	Notes
SpEn	1b	1=Enable Stop Interrupt	
LoSEN	1b	1=Enable LOS Interrupt	
RsqEn	1b	1=Enable Rsq interrupt	
IdleEn	1b	1=Enable Idle interrupt	
VsqEn	1b	1=Enable VSQ interrupt	
FrmEn	1b	1=Enable Frame interrupt	
HLB	1b	Enable Hotlink Loopback: 1=Receive data from Hotlink Transmitter 0=Receive data from Optical Link	
EnDisp	1b	1=Enable G-FIFO disparity generator	
Busy	1b	1=Software is busy. Instruct hardware to return Link-Busy for connection frames.	Software must write '1' to clear this bit.
BER	1b	1=Bit-error Violation detected.	Read-Only Read-Only
MajR	4b	Major Revision of RCVR LCA	
MinR	4b	Minor Revision of RCVR LCA	

FIG. 21

Applicants: Reema Gupta, Yao Wang, and Alesia Tringale
U.S.S.N.: 09/213,613 / Confirm. No. 6656
Title: *Messaging Mechanism for Inter Processor Communic.*
Filing Date: December 18, 1998 / Docket No.: EMC-97-060
Attorney: Krishnendu Gupta, Esq. (Reg. No. 37,977)

27/38

Table VI

8100...0328 [RW] : ESCON Receive Diagnostic Register

Mnemonic	Size	Description	Notes
WrBOF	1b	1=Execute write operation to incoming G-FIFO	Write-Only
BOFD	8b	Data byte to be written to incoming G-FIFO. Initializes to 00h when RCVR is reset.	

FIG. 22

Table VI

8100 0340 [RW] : ESCON Transmitter Frame Register

0	4	8	12	16	20	24	28													
TxSt	G	HLOC	DEIM	DELIM	EnP	RSVD	FrLen	FrLen	FrLen	FrLen	FrLen	FrLen								
W	RW	RW	RW	RW	RW	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Applicants: Reema Gupta, Yao Wang, and Alesia Tringale
 U.S.S.N.: 09/213,613 / Confirm. No. 6656
 Title: *Messaging Mechanism for Inter Processor Communication*
 Filing Date: December 18, 1998 / Docket No.: EMC-97-060
 Attorney: Krishnendu Gupta, Esq. (Reg. No. 37,977)

28/38

Mnemonic	Size	Description	Notes
TxSt	1b	I=Start frame transmission	Write-Only
G	1b	Location of Frame DIB: 0=DIB in Frame Store 1=DIB in G-FIFO	Link frames should have bit clear; Device frames can have either clear/set
HLOC	2b	Location of Frame Header	
DELIM	2b	Frame Delimiters: 00=PSOF,PEOF 01=CSOF,PEOF 10=PSOF,DEOF 11=Not Defined	
EnP	1b	I=Enable Pacing (pacing bytes are appended to end of this frame)	
FrLen	11b	Frame Length (Header + DIB)	

FIG. 23

29 / 38

Table VII

8100 0344 [WO] : ESCON Transmitter Control Register

	0	4	8	12	16	20	24	28
CMC	RSVD	CFE	FSEN	FEE _n	CCRC	FXP	RSVD	RSVD
CMC	RSVD	CFE	FSEN	FEE _n	CCRC	FXP	RSVD	RSVD
0	0	0	0	0	0	0	0	0
W	W	W	W	W	W	W	W	W

Mnemonic	Size	Description	Notes
CMC	1b	I=Clear Machine Check conditions	
CFE	1b	I=Clear Frame-Error interrupt and conditions	
FSEN	1b	I=Enable Frame-Sent interrupt	
FEE _n	1b	I=Enable Frame-Error interrupt	
CCRC	1b	I=Clear the Xmit G-FIFO Symmetrix CRC	
FXP	1b	I=Flush the entire Xmit pipeline	

FIG. 24

Table VIII

8100 0344 [RO] : ESCON Transmitter Status Register

	0	4	8	12	16	20	24	28
DPE	FS	FSEn	FEEn	GMT	OVF	GPE	FPE	IRQ
FS	0	0	0	0	0	0	0	0
FE	R	R	R	R	R	R	R	R
FSEn	0	0	0	0	0	0	0	0
FEEn	R	R	R	R	R	R	R	R
GMT	0	0	0	0	0	0	0	0
OVF	R	R	R	R	R	R	R	R
GPE	0	0	0	0	0	0	0	0
FPE	R	R	R	R	R	R	R	R
IEW	0	0	0	0	0	0	0	0
IRQ	R	R	R	R	R	R	R	R
XPF	0	0	0	0	0	0	0	0
XPE	R	R	R	R	R	R	R	R
GE	0	0	0	0	0	0	0	0
BSY	R	R	R	R	R	R	R	R
GCRC	0	0	0	0	0	0	0	0
MaR	R	R	R	R	R	R	R	R
MinR	0	0	0	0	0	0	0	0

Applicants:
U.S.S.N.: 09/213,613 / Confirm. No. 6656
Title: *Messaging Mechanism for Inter Processor Communication*
Filing Date: December 18, 1998 / Docket No.: EMC-97-060
Attorney: Krishnendu Gupta, Esq. (Reg. No. 37,977)

30/38

Mnemonic	Size	Description	Notes
DPE	1b	1=CPU Data Parity Error on White (Cleared when XmitCl/CMC is asserted)	UGLY
FS	1b	Frame-Sent status	GOOD
FE	1b	Frame-Error status	BAD
FSEn	1b	1=Frame-Sent interrupt enabled	
FEEn	1b	1=Frame-Error interrupt enabled	
GMT	1b	1=Xmit G-FIFO Empty (while sending frame)	BAD
OVF	1b	1=Frame Overflow (Frame > 1035 bytes)	BAD
GPE	1b	1=Xmit G-FIFO Parity Error	BAD
FPE	1b	1=Xmit FrameStore Parity Error	BAD
IEW	1b	1=Illegal Write	BAD
IRQ	1b	1=Illegal Request	BAD
XPF	1b	1=Xmit Pipe Full	
XPE	1b	1=Xmit Pipe Empty	
GE	1b	1=Xmit G-FIFO Empty	
BSY	1b	1=Xmit Framestore Busy Error	live status/empty flag
GCRC	8b	Xmit G-FIFO Symmetrix CRC	BAD
MaR	4b	Major Revision of XMIT LCA	
MinR	4b	Minor Revision of XMIT LCA	

FIG. 25

31/38

Table IX

8100 0348 [RW] : ESCON Transmitter Pacing-Loop-Sequence Register

0	4	8	12	16	20	24	28
SEQ	SEQ	SEQ	SEQ	SEQ	SDO	TXEN	EnDisp
RW	RW						

Mnemonic	Size	Description	Notes
SEQ	4b	Sequence Identifier	
		1111 : Offline	
		1001 : Not Operational	
		1011 : UD	
		1101 : UDR	
		xxx0 : Idle	
		0xx1 : Reserved	
SDO	1b	1=Enable Pseudo Frame condition	Active-Low
TXEN	1b	0=Enable Fiber-Optic Transmitter	
EnDisp	1b	1=Enable Xmit G-FIFO disparity checker	
Pace	8b	Pacing Count – 1's complement	
BIST	1b	0=Enable Hotlink Built-In Self-Test (diagnostic)	not yet implemented
SVS	1b	1=Send Violation Sequence (diagnostic)	not yet implemented
BLC	8b	BIST Loop Counter (diagnostic)	not yet implemented

FIG. 26

Table X

81000 034C [BO]: ESCON Transmitter Bottom-Of-EIEO Register

Mnemonic	Size	Description	Notes
BOFD	8b	Data byte read from outgoing G-FIFO	Read-Only

FIG. 27

32/38

174

Applicants: Reema Gupta, Yao Wang, and Alesia Tringale
 U.S.S.N.: 09/213,613 / Confirm. No. 6656
 Title: *Messaging Mechanism for Inter Processor Communication*
 Filing Date: December 18, 1998 / Docket No.: EMC-97-060
 Attorney: Krishnendu Gupta, Esq. (Reg. No. 37,977)

33 / 38

Table XI

8100 0310 [RW]: Assembler / Disassembler Command Register

	0	4	8	12	16	20	24	28
EnXfr	DIR	EnDSP	wCRC	FF	RSVD	RSVD	PAD	Acrc0
0	0	0	0	0	0	0	0	Acrc1

Mnemonic	Size	Description	Notes
EnXfr	1b	1=Enable Transfer	
Dir	1b	1=Write (line to DPR) 0=Read (DPR to Line)	
EnDSP	1b	0=Read (DPR to Line)	
wCRC	1b	1=Enable disparity generator	
FF	1b	1=Enable appending CRC to end of data	
PAD	1b	1=Flush FIFO	
Acrc0-Acrc7	8b	1=Enable 0 padding through ADT pipe	
XC0-XC15	16b	Accumulated CRC for current transfer	
		Number of bytes to transfer	Readback gives # of bytes remaining to transfer

FIG. 28

34/38

Table XII

8100 0314 [RW] : Assembler / Disassembler Status Register

	0	4	8	12	16	20	24	28
CC	Idle	REQ	CRCnZ	RxFnE	TxFF	RSVD	PAD	XPErr
RW	R	R	R	R	R	R	R	R

Mnemonic	Size	Description	Notes
CC	1b	I=Machine is Idle	
REQ	1b	I=ADT Request Outstanding to Middle Machine	
PFErr	1b	I=Parity Error in SCSI transfer	H/W diagnostic use
Pderr	1b	I=Processor Data Bus Parity Error detected	BAD
Paerr	1b	I=Processor Address Bus Parity Error Detected	BAD
CRCErr	1b	I=CRC not zero	BAD
Acrc0-Acrc7	8b	Accumulated CRC for current transfer	
CC0-CC15	16b	Current transfer count	

FIG. 2.9

RECEIVED
JULY 1999

35/38

Table XIII

FIG. 30

8100 0300 [RW]: ADT Primary Address Pointer
 8100 0700 [RW]: DMA0 Primary Address Pointer
 8100 0B00 [RW]: DMA1 Primary Address Pointer
 8100 0F00 [RW]: COPY Primary Address Pointer

0	4	8	12	16	20	24	28
AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7
AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15
AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23
AD24	AD25	AD26	AD27	AD28	AD29	AD30	AD31
0	0	0	0	0	0	0	0
RW							

Mnemonic Size Description

AD0-AD31 32b Primary Global Memory Dword Address, or Source Address for COPY operation

Notes

0	4	8	12	16	20	24	28
AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7
AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15
AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23
AD24	AD25	AD26	AD27	AD28	AD29	AD30	AD31
0	0	0	0	0	0	0	0
RW							

0	4	8	12	16	20	24	28
AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7
AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15
AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23
AD24	AD25	AD26	AD27	AD28	AD29	AD30	AD31
0	0	0	0	0	0	0	0
RW							

0	4	8	12	16	20	24	28
AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7
AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15
AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23
AD24	AD25	AD26	AD27	AD28	AD29	AD30	AD31
0	0	0	0	0	0	0	0
RW							

0	4	8	12	16	20	24	28
AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7
AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15
AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23
AD24	AD25	AD26	AD27	AD28	AD29	AD30	AD31
0	0	0	0	0	0	0	0
RW							

0	4	8	12	16	20	24	28
AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7
AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15
AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23
AD24	AD25	AD26	AD27	AD28	AD29	AD30	AD31
0	0	0	0	0	0	0	0
RW							

0	4	8	12	16	20	24	28
AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7
AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15
AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23
AD24	AD25	AD26	AD27	AD28	AD29	AD30	AD31
0	0	0	0	0	0	0	0
RW							

0	4	8	12	16	20	24	28
AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7
AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15
AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23
AD24	AD25	AD26	AD27	AD28	AD29	AD30	AD31
0	0	0	0	0	0	0	0
RW							

0	4	8	12	16	20	24	28
AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7
AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15
AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23
AD24	AD25	AD26	AD27	AD28	AD29	AD30	AD31
0	0	0	0	0	0	0	0
RW							

0	4	8	12	16	20	24	28
AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7
AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15
AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23
AD24	AD25	AD26	AD27	AD28	AD29	AD30	AD31
0	0	0	0	0	0	0	0
RW							

0	4	8	12	16	20	24	28
AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7
AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15
AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23
AD24	AD25	AD26	AD27	AD28	AD29	AD30	AD31
0	0	0	0	0	0	0	0
RW							

0	4	8	12	16	20	24	28
AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7
AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15
AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23
AD24	AD25	AD26	AD27	AD28	AD29	AD30	AD31
0	0	0	0	0	0	0	0
RW							

0	4	8	12	16	20	24	28
AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7
AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15
AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23
AD24	AD25	AD26	AD27	AD28	AD29	AD30	AD31
0	0	0	0	0	0	0	0
RW							

0	4	8	12	16	20	24	28
AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7
AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15
AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23
AD24	AD25	AD26	AD27	AD28	AD29	AD30	AD31
0	0	0	0	0	0	0	0
RW							

0	4	8	12	16	20	24	28
AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7
AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15
AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23
AD24	AD25	AD26	AD27	AD28	AD29	AD30	AD31
0	0	0	0	0	0	0	0
RW							

0	4	8	12	16	20	24	28

<tbl_r cells="8" ix="5" maxc

Table XV

FIG. 32

8100 0308 [RW]: ADT Command & Transfer Length Register
 8100 0708 [RW]: DMA0 Command & Transfer Length Register
 8100 0B08 [RW]: DMA1 Command & Transfer Length Register
 8100 0F08 [RW]: COPY Command & Transfer Length Register

0	4	8	12	16	20	24	28
RSVD	RSVD	TL0	TL1	TL2	TL3	TL4	TL5
MIR	0	0	0	0	0	0	0
	RW	RW	RW	RW	RW	RW	RW

Mnemonic	Size	Description	Notes
TL0-TL13	14b	Number of Dwords to read or write	
MIR	1b	I=Mirror all Global Memory writes to the Mirror Address given in the Mirror Address Pointer	RW must be set; SVC&MIR are illegal; XOR may be used
COPY	1b	I=Perform a true DMA operation; Reads occur from the Primary Address Pointer; Writes are destined for the Copy Address Pointer; Transfer length is given by TL0-13.	Must be set to '1'; Must be set to '1';
FP	1b	Middle Machine First Pass internal arbiter bit	When Read
IEC	1b	Middle Machine Internal Enable Channel	When Written
FE	1b	I=Fatal Error Occurred During Transfer	
EOT	1b	I=End Of Transfer has occurred	
RW	1b	I=Read 0=Write	Only valid for Writes with or without Mirror
XOR	1b	I=XOR the new data with the current data in Global Memory, then store the result in Global Memory	Must be set to '0'
SVC	1b	I=Backplane cycles will be initiated as Service Cycles	Must be set to '0'
LOCK	1b	I=Lock Memory	An interrupt will be generated after the Middle Machine completes current pass
RSVD	1b	Reserved Command bit	
SPAR	1b	Backplane SPARE bit	
EC	1b	I=Enable Channel	
		0=Disable Channel	

36 / 38

Applicants: Reema Gupta, Yao Wang, and Alesia Tringale
 U.S.S.N.: 09/213,613 / Confirm. No. 6656
 Title: *Messaging Mechanism for Inter Processor Communication*
 Filing Date: December 18, 1998 / Docket No.: EMC-97-060
 Attorney: Krishnendu Gupta, Esq. (Reg. No. 37,977)

Applicants: Reema Gupta, Yao Wang, and Alesia Tringale
 U.S.S.N.: 0213,613 / Confirm. No. 6656
 Title: Messaging Mechanism for Inter Processor Communication
 Filing Date: December 18, 1998 / Docket No.: EMC-97-060
 Attorney: Krishnendu Gupta, Esq. (Reg. No. 37,977)

37/38

Table XVI

8100 030C [RW]: ADT Status/Upper & Lower Pointers

8100 070C [RW]: DMA0 Status/Upper & Lower Pointers

8100 0B0C [RW]: DMA1 Status/Upper & Lower Pointers

8100 0F0C [RW]: COPY Status/Upper & Lower Pointers

0		4				8				12				16				20				24				28					
ERR	CTMS	ETNZ	UEC0	UEC1	MPE	RSVD	INITS	CC0	CC1	CC2	CC3	LECO	LEC1	LEC2	DMC	UPO	UP1	UP2	UP3	UP4	UP5	UP6	UP7	LPO	LP1	LP2	LP3	LP4	LP5	LP6	LP7
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	

FIG. 33
PART I

Table XVI

38/38

Mnemonic	Size	Description	Notes
ERR	1b	1=An Error Occurred during the transfer	
CTMS	1b	1=Count Miss occurred	
ETNZ	1b	1=Ending Transfer Count Not Zero error occurred	
UECO-1	2b	Upper Error Codes	
MPE	1b	1=Machine Parity Error occurred (CPU Parity Error / Internal Parity Error)	See table below
INITS	1b	1=Global Memory reported Initial Status	
CC0-CC3	4b	Ending Global Memory Condition Codes	0101=good status
LEC0-2	3b	Lower Error Codes	See table below
DMC	1b	1=DMA Operation Completed	
UP0-UP7	8b	Upper Machine DPR Pointer	
LP0-LP7	8b	Lower Machine DPR Pointer	

M0/M1 Condition Codes:

Condition Code	Meaning	Notes
0101 (5)	Good Ending Status (No Errors)	
1001 (9)	Protocol Error	
1110 (E)	Count Miss	
1000 (8)	R/W Mismatch	
1010 (A)	Multi-bit Error	
0011 (3)	Single-bit Error	
0111 (7)	Memory Internal Error	
1101 (D)	More Than One Ending Status Error	

Upper Error Codes:

Code	Meaning	Code	Meaning
00 (0)	No Upper Machine Hardware Errors	000 (0)	No Lower Machine Hardware Errors
01 (1)	Short Timeout Occurred	001 (1)	Single-Bit ECAC Error
10 (2)	Long Timeout Occurred	010 (2)	Detected
11 (3)	Lock Timeout or Upper Machine Command Parity Error Occurred	011 (3)	Reserved
		100 (4)	Multi-Bit EDAC Error
			Detected
		101 (5)	Parity Error detected on SDIO bus
		110 (6)	Reserved
		111 (7)	Illegal Lower Machine/ASMD Transfer Size Detected
			ASMD Lower Machine Command Parity Error

FIG. 33

PART II